
Case 1:17-cv-00065-SLR Document 1-6 Filed 01/23/17 Page 1 of 67 PageID #: 172

EXHIBIT F

Case 1:17-cv-00065-SLR Document 1-6 Filed 01/23/17 Page 2 of 67 PageID #: 173

U.S. Patent No. 8,760,454 LG / MediaTek Products

	2. A unified shader comprising: The LC 40LUL(500 (classician and X Derror L \$755 allows (callectingly the "LC Declaster") include a secified
2. A unified shader comprising:	The LG 49UH6500 television and X Power LS755 phone (collectively, the "LG Products") include a unified
	shader.
	See http://www.lg.com/us/support-product/lg-49UH6500.
	LG X power™ Boost Mobile®
	LS755
	Q ZOOM
	10:10 this sea 19 • 65;
	Google Say Tax Cooper #
	Board Zone - Google - Stag Data - Hocking - Ho
	© LG
	See http://www.lg.com/us/cell-phones/lg-LS755-x-power-boost-mobile.
	The LC Products include one of the following System on Ching (SeCa): M16 and MedicTel: MT6755M
	The LG Products include one of the following System-on-Chips (SoCs): M16 and MediaTek MT6755M.



Processor

MediaTek 1.8 GHz Octa-Core MT6755N

^{1/} The LG 49UH6500 television and the LG 43UH6500 television are part of the LG UH6500 Series televisions. *See* http://www.lg.com/us/support/products/documents/UH6500_Series_Spec_Sheet_Updated_10112016.pdf.

"2. A unified shader comprising:"

See http://ww		ader comprising:" phones/lg-LS755-	x-power-boost-mobile.	
The SoCs inc. and T860 MP		llowing ARM Ma	i graphics processing units (the	"Mali GPUs"): T760 MI
			M16	\$
		CPU	CA53 x4 1. 1MB	
		GPU	Mali T760 (650MF	MP2
	Smort	OSD	Separated 2	K@60p
	Smart Function	HEVC	4K @60,	10bit
		DDR	DDR3-2' DDR4-2'	
		Audio DS	P HiFi3 Dual @	ۇ370MHz
		/model_research_o	J, Model: 43UH6500, p.123, <i>av</i> locs/?file=/ZEN/sm/43UH6500U 755 Helio P10 Specs	
		Release	Q4 2015	
		Process	28nm	
		Apps CPU	8x Cortex-A53, up to 2.0GHz	
		GPU	ARM Mali-T860 MP2 at 700 MHz	
See http://cno	emphone.com/blo	og/mediatek-mt67	55-helio-p10-specs-benchmark-a	and-smartphone-list.
The Mali GPU	Us share substanti	ally similar struct	re, function, and operation.	

"2. A unified shader comprising:"
See http://www.arm.com/products/graphics-and-multiple shader cores (SCs).

Case 1:17-cv-00065-SLR Desupartities $\frac{1}{100}$ Still $\frac{1}{100}$ Page 7 of 67 PageID #: 178


"2. A unified shader comprising:"


2:11 diffiéd bit		r	0:						
		M [®] M	lali™∙	-T76	0				
		h	nter-Co	ore Tas	k Mana	gement	t		
	SC	SC	SC	SC	SC	SC	SC	SC	
	SC	SC	SC	SC	SC	SC	SC	SC	
			Adv	vanced	Tiling L	Jnit			
				ry Man					
				ry man	agemer				
		L2 C	ache			L2 C	ache		
	1A	MBA®4	ACE-Li	ite	1A	1BA®4	ACE-L	ite	
See http://www.arm.com/produc	cts/mu	ltimeo	lia/ma	ali-gpu	ı/high	n-perfo	ormar	nce/ma	ıli-t860-t880.php
The Mali GPUs implement "a u	nified	shade	r core	archi	tectu	e."			
GPU Architecture									
The "Midgard" family of Mal	li GPUs	(the M	ali-T60	0 and I	Mali-T7	/00 seri	ies) use	e a unifi	ied shader core architecture,
meaning that only a single ty									
programmable shader code,	includin	ng vert	ex shac	ders, fr	agmen	t shade	ers, an	d comp	ute kernels.
See https://community.arm.com		s/arm	-mali-	-grapł	nics/b	log/20)14/03	3/12/th	ie-mali-gpu-an-abstract-
machine-part-3the-shader-core	э.								

"a general purpose register block for maintaining data;"

	u general purpose register block for manualing data,
a general purpose register block for	The LG Products include a general purpose register block for maintaining data.
maintaining data;	
	For example, "[e]very thread has its own registersstack pointer and private stack[.]" Furthermore,
	"[s]hared read only registers are used for kernel arguments[.]"
	CL Execution model on Mali-T600 (2)
	Each work-item runs as one of the threads within a core
	 Every Mali-T600 thread has its own independent program counter
	 which supports divergent threads from the same kernel
	 caused by conditional execution, variable length loops etc.
	 Some other GPGPU's use "WARP" architectures
	 These share a common program counter with a group of work-items
	 This can be highly scalable but can be slow handling divergent threads
	 T600 effectively has a Warp size of 1
	 Up to 256 threads per core
	 Every thread has its own registers
	 Every thread has its own stack pointer and private stack
	Channel and anti- previous and fee lowered engineered
	 Shared read-only registers are used for kernel arguments
	20 ARM
	Additionally, the Mali GPUs include the Mali GPU includes a Vertex Queue, Fragment Queue, Thread Pool,
	Load/Store Pipe, Caches, and registers.
	I ,


"a general purpose register block for maintaining data;"







Case 1:17-cv-00065-SLR Document 1 % Eiled 91/2 2/117m Page 11 of 67 PageID #: 182

"a processor unit;"





For example, the Mali GPU includes multiple shader cores.




Case 1:17-cv-00065-SLR Document 1 No. Filed 91/2 2/117m Page 12 of 67 PageID #: 183


"a sequencer, coupled to the general purpose register block and the processor unit, the sequencer maintaining instructions operative to cause the processor unit to execute vertex calculation and pixel calculation operations on selected data maintained in the general purpose register block; and"

a sequencer, coupled to the general purpose register block and the processor unit, the sequencer maintaining instructions operative to cause the processor unit to execute vertex calculation and pixel calculation operations on selected data maintained in the general purpose register block; and The LG Products include a sequencer, coupled to the general purpose register block and the processor unit, the sequencer maintaining instructions operative to cause the processor unit to execute vertex calculation and pixel calculation operations on selected data maintained in the general purpose register block.


For example, the Mali GPUs include the Vertex Thread Creator, Fragment Thread Creator, Compute Thread Creator, the Thread Pool (also known as the Thread Issue), which feed the processor unit with instructions for the processor to execute vertex and pixel operations in the general purpose register block.




Case 1:17-cv-00065-SLR Document 1.6, Filed 91/22/17m Page 13 of 67 PageID #: 184




Case 1:17-cv-00065-SLR Decument 1 %, Filed 91/23/17m Page 14 of 67 PageID #: 185




Case 1:17-cv-00065-SLR Document 1.6. Filed 91/2 2/117m Page 15 of 67 PageID #: 186



Case 1:17-cv-00065-SLR Document 1 No. Filed 91/2 2/117m Page 16 of 67 PageID #: 187



Case 1:17-cv-00065-SLR Document 1.6, Filed 91/22/17m Page 17 of 67 PageID #: 188




Case 1:17-cv-00065-SLR Document 1 No. 5, 160, 93/2 2/117m Page 18 of 67 PageID #: 189

" wherein the processor unit executes instructions that generate a pixel color in response to selected data from the general purpose register block and generates vertex position and appearance data in response to selected data from the general purpose register block."

wherein the processor unit executes instructions that generate a pixel color in response to selected data from the general purpose register block and generates vertex position and appearance data in response to selected data from the general purpose register block. The LG Products include the processor unit that executes instructions that generate a pixel color in response to selected data from the general purpose register block and generates vertex position and appearance data in response to selected data from the general purpose register block.

For example, the Mali GPUs include the Tripipe block that further includes the Arithmetic Pipeline(s), the Load/Store Pipeline, and the Texture Pipeline. The Arithmetic Pipeline "is a SIMD vector processing engine"; the Texture Pipeline "is responsible for all memory access to do with textures"; and the Load/Store Pipeline "is responsible for all memory access which are not related to texturing," such as reading attributes, writing varyings, and reading varyings.



See https://community.arm.com/groups/arm-mali-graphics/blog/2014/03/12/the-mali-gpu-an-abstract-machine-part-3--the-shader-core.

Case 1:17-cv-00065-SLR Document 1 No. 5,100,9342.24137m Page 19 of 67 PageID #: 190

" wherein the processor unit executes instructions that generate a pixel color in response to selected data from the general purpose register block and generates vertex position and appearance data in response to selected data from the general purpose register block."

The Tripipe
пе прре
There are three classes of execution pipeline in the tripipe design: one handling arithmetic operations, one handling memory load/store and varying access, and one handling texture access. There is one load/store and one texture pipe per shader core, but the number of arithmetic pipelines can vary depending on which GPU you are using; most silicon shipping today will have two arithmetic pipelines, but GPU variants with up to four pipelines are also available.
Massively Multi-threaded Machine
Unlike a traditional CPU architecture, where you will typically only have a single thread of execution at a time on a single core, the tripipe is a massively multi-threaded processing engine. There may well be hundreds of hardware threads running at the same time in the tripipe, with one thread created for each vertex or fragment which is shaded. This large number of threads exists to hide memory latency; it doesn't matter if some threads are stalled waiting for memory, as long as at least one thread is available to execute then we maintain efficient execution.
Arithmetic Pipeline: Vector Core
The arithmetic pipeline (A-pipe) is a SIMD (\$ (single instruction multiple data) vector processing engine, with arithmetic units which operate on 128-bit quad-word registers. The registers can be flexibly accessed as either 2 x FP64, 4 x FP32, 8 x FP16, 2 x int64, 4 x int32, 8 x int16, or 16 x int8. It is therefore possible for a single arithmetic vector task to operate on 8 "mediump" values in a single operation, and for OpenCL kernels operating on 8-bit luminance data to process 16 pixels per SIMD unit per clock cycle.
While I can't disclose the internal architecture of the arithmetic pipeline, our public performance data for each GPU can be used to give some idea of the number of maths units available. For example, the Mali-T760 with 16 cores is rated at 326 FP32 GFLOPS at 600MHz. This gives a total of 34 FP32 FLOPS per clock cycle for this shader core; it has two pipelines, so that's 17 FP32 FLOPS per pipeline per clock cycle. The available performance in terms of operations will increase for FP16/int16/int8 and decrease for FP64/int64 data types.
Texture Pipeline
The texture pipeline (T-pipe) is responsible for all memory access to do with textures. The texture pipeline can return one bilinear filtered texel per clock; trilinear filtering requires us to load samples from two different mipmaps in memory, so requires a second clock cycle to complete.
Load/Store Pipeline
The load/store pipeline (LS-pipe) is responsible for all memory accesses which are not related to texturing. For graphics workloads this means reading attributes and writing varyings during vertex shading, and reading varyings during fragment shading. In general every instruction is a single memory access operation, although like the arithmetic pipeline they are vector operations and so could load an entire "highp" vec4 varying in a single instruction.
<i>See</i> https://community.arm.com/groups/arm-mali-graphics/blog/2014/03/12/the-mali-gpu-an-abstract-machine-part-3the-shader-core.

Case 1:17-cv-00065-SLR Dogsiment 1_{N_0} . $\overline{F_{i}}$ $\overline{F_{i}}$

"3. A unified shader comprising:"


5. A diffied shader comprising.			
3. A unified shader comprising:	The LG Products include a unified shader.		
	See supra Claim 2.		

Case 1:17-cv-00065-SLR Document 1.6, Filed, 93/22/117m Bage 21 of 67 PageID #: 192

"a processor unit operative to perform vertex calculation operations and pixel calculation operations; and"

a processor unit operative to perform vertex calculation operations and pixel calculation operations; and The LG Products include a processor unit operative to perform vertex calculation operations and pixel calculation operations.

For example, the Mali GPU includes multiple shader cores, each of which handles vertex and fragment processing.



Case 1:17-cv-00065-SLR Document 1 No. 5,1/cd, 93/2:2/1 a_m Bage 22 of 67 PageID #: 193

"a processor unit operative to perform vertex calculation operations and pixel calculation operations; and"

1.5.1 About the Mali [®] GPU families
There are families of Mali GPUs: the Utgard architecture family, and the Midgard architecture family.
 The Midgard architecture family The Midgard architecture family of Mali GPUs have unified shader cores that perform vertex, fragment, and compute processing. The Midgard architecture Mali GPUs support OpenGL ES versions 1.1, 2.0, 3.0, 3.1, 3.2, and Vulkan. They also support compute applications with OpenCL 1.1, 1.2 and Renderscript. The Utgard architecture family The Utgard architecture family of Mali GPUs have a vertex processor and one or more fragment processors. They are used for graphics-only applications with OpenGL ES 1.1 and 2.0.
Note
AEP and OpenGL ES 3.0 to 3.2 do not work on Utgard GPUs.
See http://malideveloper.arm.com/downloads/OpenGLES3.x/arm_mali_gpu_opengl_es_3- x_developer_guide_en.pdf.

Case 1:17-cv-00065-SLR Dogs ment 1 No. $\overline{g_{i}}$ $\overline{g_{i}$ $\overline{g_{i}}$ $\overline{g_{i}}$ $\overline{g_{i}}$ $\overline{g_{i}}$ $\overline{g_{i}}$ $\overline{g_$

"shared resources, operatively coupled to the processor unit;"


	shared resources, operatively coupled to the processor unit,
shared resources, operatively coupled to the	The LG Products include shared resources, operatively coupled to the processor unit.
processor unit;	
	For example, the Mali GPUs include the Mali GPU includes a Vertex Queue and Fragment Queue coupled to
	the shader cores and the Thread Pool, Compute Thread Creator, Load/Store Pipe, Caches, and registers
	coupled to the Tri Pipe.
	Mali GPU Block Model
	APB Control Bus AXI Data Bus
	Vertex Fragment La Casha
	Queue Queue L2 Cache
	Shader Shader Shader
	Core Core Core Tiler
	Shader Shader
	Core Core
	See The Mali GPU: An Abstract Machine, Part 3 - The Midgard Shader Core,
	https://community.arm.com/groups/arm-mali-graphics/blog/2014/03/12/the-mali-gpu-an-abstract-machine-
	part-3the-shader-core.

"shared resources, operatively coupled to the processor unit;"

P	shared resources, operatively coupled to the processor unit;
	Tripipe
	See https://community.arm.com/groups/arm-mali-graphics/blog/2014/03/12/the-mali-gpu-an-abstract-machine-part-3the-shader-core.

Case 1:17-cv-00065-SLR Decumpent 1 No. 5, 100, 93, 42, 2/137m Bage 25 of 67 PageID #: 196

"shared resources, operatively coupled to the processor unit;"




Case 1:17-cv-00065-SLR Document 1.6, Filed, 93/2 2/117m Bage 26 of 67 PageID #: 197

"the processor unit operative to use the shared resources for either vertex data or pixel information and operative to perform pixel calculation operations until enough shared resources become available and then use the shared resources to perform vertex calculation operations."


the processor unit operative to use the shared resources for either vertex data or pixel information and operative to perform pixel calculation operations until enough shared resources become available and then use the shared resources to perform vertex calculation operations. The LG Products include the processor unit operative to use the shared resources for either vertex data or pixel information and operative to perform pixel calculation operations until enough shared resources become available and then use the shared resources to perform vertex calculation operations.

The processor unit is operative to use the shared resources for either vertex data or pixel information. For example, the Mali GPUs include the Vertex Thread Creator, Fragment Thread Creator, Compute Thread Creator, the Thread Pool (also known as the Thread Issue), which feed the processor unit with instructions for the processor to execute vertex and pixel operations.




See https://community.arm.com/groups/arm-mali-graphics/blog/2014/03/12/the-mali-gpu-an-abstract-machine-part-3--the-shader-core.

Case 1:17-cv-00065-SLR Document 1.6, Filed, 93/22/17m Bage 27 of 67 PageID #: 198




Case 1:17-cv-00065-SLR Decument 1.6, Filed 91/23/17m Page 28 of 67 PageID #: 199




Case 1:17-cv-00065-SLR Docs ment 1 No. $\overline{F_{1}}$ Co. $\overline{F_{1}}$ Bage 29 of 67 PageID #: 200

until enough sharea resource	s become available and then use the shared resources to perform vertex calculation operations.
	Mali-T880 GPU Shader Core - Arithmetic pipeline
	i initiate et e entret ette i internete pipernet
	 Arithmetic ISA on Midgard is SIMD + VLIW
	Three vector units (128-bit datapath)
	VIIOL SADD
	 4-lane FP32 or 8-lane FP16 for graphics
	 I6-lane int8 for compute
	Two scalar units (32-bit datapath) VADD SMUL VLUT
	 One thread at a time executes in each pipeline stage
	T3.x T3.y T3.z Cycle 4
	T2.x T2.y T2.z Cycle 3
	TI.X TI.Y TI.Z Cycle 2
	T0.x T0.y T0.z Cycle I
	 Limited amount of out-of-order parallelism
	 Arith and Load/Store can progress under a pending Texture instruction
	See ARM, The ARM Mali –T880 Mobile GPU, p.19, available at http://www.hotchips.org/wp-
	content/uploads/hc_archives/hc27/HC27.25-Tuesday-Epub/HC27.25.50-GPU-Epub/HC27.25.531-Mali-
	T880-Bratt-ARM-2015_08_23.pdf/.


Case 1:17-cv-00065-SLR Document 1 No. Filed 91/23/117m Bage 30 of 67 PageID #: 201



Case 1:17-cv-00065-SLR Document 1 No. 5:100,9342.2417m Bage 31 of 67 PageID #: 202



Case 1:17-cv-00065-SLR Document 1 No. Filed 91/23/117m Bage 32 of 67 PageID #: 203



Case 1:17-cv-00065-SLR Dogspect 1_{N_0} . $\overline{F_{i}}$ $\overline{F_{i}}$

"4. A unified shader comprising:"


4. A unified shader comprising.		
4. A unified shader comprising:	The LG Products include a unified shader.	
	See supra Claim 2.	

Case 1:17-cv-00065-SLR Document 1 No. Filed 9342 2/117m Page 34 of 67 PageID #: 205

"a processor unit operative to perform vertex calculation operations and pixel calculation operations; and"

a processor unit operative to perform vertex calculation operations and pixel calculation operations; and The LG Products include a processor unit operative to perform vertex calculation operations and pixel calculation operations.

For example, the Mali GPU includes multiple shader cores, each of which handles vertex and fragment processing.



Case 1:17-cv-00065-SLR Document No. $\overline{k_{1}}$ Co. $\overline{k_{1}}$ Co.


"a processor unit operative to perform vertex calculation operations and pixel calculation operations; and"

1.5.1	About the Mali [®] GPU families
	There are families of Mali GPUs: the Utgard architecture family, and the Midgard architecture family.
	 The Midgard architecture family The Midgard architecture family of Mali GPUs have unified shader cores that perform vertex, fragment, and compute processing. The Midgard architecture Mali GPUs support OpenGL ES versions 1.1, 2.0, 3.0, 3.1, 3.2, and Vulkan. They also support compute applications with OpenCL 1.1, 1.2 and Renderscript. The Utgard architecture family The Utgard architecture family of Mali GPUs have a vertex processor and one or more fragment processors. They are used for graphics-only applications with OpenGL ES 1.1 and 2.0.
	Note
	AEP and OpenGL ES 3.0 to 3.2 do not work on Utgard GPUs.
	/malideveloper.arm.com/downloads/OpenGLES3.x/arm_mali_gpu_opengl_es_3- per_guide_en.pdf.


Case 1:17-cv-00065-SLR Dogs ment 1 No. \overline{k} , \overline{k} ,

	es become available and then use the shared resources to perform pixel calculation operations.
shared resources, operatively coupled to the	The LG Products include shared resources, operatively coupled to the processor unit.
processor unit;	
	For example, he Mali GPUs include the Mali GPU includes a Vertex Queue and Fragment Queue coupled to
	the shader cores and the Thread Pool, Compute Thread Creator, Load/Store Pipe, Caches, and registers
	coupled to the Tri Pipe.
	Mali GPU Block Model
	APB Control Bus AXI Data Bus
	Vertex Fragment L2 Cache
	Queue Queue Queue
	Shader Core Core Core Tiler
	Shader Core Core
	<i>See</i> The Mali GPU: An Abstract Machine, Part 3 - The Midgard Shader Core, https://community.arm.com/groups/arm-mali-graphics/blog/2014/03/12/the-mali-gpu-an-abstract-machine-part-3the-shader-core.

Case 1:17-cv-00065-SLR Document 1.6, Filed, 93/2 2/117m Page 37 of 67 PageID #: 208



Case 1:17-cv-00065-SLR Document 1.6, Filed, 9342.3/137m Page 38 of 67 PageID #: 209




Case 1:17-cv-00065-SLR Document 1 No. Filed 91/2 2/11/m Page 39 of 67 PageID #: 210


"the processor unit operative to use the shared resources for either vertex data or pixel information and operative to perform vertex calculation operations until enough shared resources become available and then use the shared resources to perform pixel calculation operations."

the processor unit operative to use the shared resources for either vertex data or pixel information and operative to perform vertex calculation operations until enough shared resources become available and then use the shared resources to perform pixel calculation operations. The LG Products include the processor unit operative to use the shared resources for either vertex data or pixel information and operative to perform vertex calculation operations until enough shared resources become available and then use the shared resources to perform pixel calculation operations.


The processor unit is operative to use the shared resources for either vertex data or pixel information. For example, the Mali GPUs include the Vertex Thread Creator, Fragment Thread Creator, Compute Thread Creator, the Thread Pool (also known as the Thread Issue), which feed the processor unit with instructions for the processor to execute vertex and pixel operations.



Case 1:17-cv-00065-SLR Document 1 No. Filed 91/23/17m Page 40 of 67 PageID #: 211




Case 1:17-cv-00065-SLR Decument 1.6, Filed 91/23/17m Page 41 of 67 PageID #: 212




Case 1:17-cv-00065-SLR Dogsiment 1 No. 5, 160, 9342. 3/13m Page 42 of 67 PageID #: 213

Mali-T880 GPU Shader Core - Arithmetic pipeline	
 Arithmetic ISA on Midgard is SIMD + VLIW Three vector units (128-bit datapath) 4-lane FP32 or 8-lane FP16 for graphics 16-lane int8 for compute Two scalar units (32-bit datapath) One thread at a time executes in each pipeline stage 	VMUL SADD VADD SMUL VLUT
See ARM, The ARM Mali – T880 Mobile GPU, p.19, available at	http://www.hotchips.org/wp-
	 Three vector units (128-bit datapath) 4-lane FP32 or 8-lane FP16 for graphics 16-lane int8 for compute Two scalar units (32-bit datapath) One thread at a time executes in each pipeline stage


Case 1:17-cv-00065-SLR Document 1.6, 5,160,9342.2417m Page 43 of 67 PageID #: 214



Case 1:17-cv-00065-SLR Document 1.6. Filed 94/23/17m Page 44 of 67 PageID #: 215



Case 1:17-cv-00065-SLR Document 1 No. Filed 91/2 2/117m Page 45 of 67 PageID #: 216




Case 1:17-cv-00065-SLR Document 1 No. $\overline{F_{i}}$ and $\overline{F_{i}}$ Bage 46 of 67 PageID #: 217

"5. A unified shader comprising:"

5. A unified shader comprising.		
5. A unified shader comprising:	The LG Products include a unified shader.	
	See supra Claim 2.	

Case 1:17-cv-00065-SLR Document 1.6, Filed 91/22/117m Bage 47 of 67 PageID #: 218

"a processor unit;"




Case 1:17-cv-00065-SLR Document 1 % Eiled 91/22/17m Page 48 of 67 PageID #: 219

"a sequencer coupled to the processor unit, the sequencer maintaining instructions operative to cause the processor unit to execute vertex calculation and pixel calculation operations on selected data maintained in a store depending upon an amount of space available in the store."

a sequencer coupled to the processor unit, the sequencer maintaining instructions operative to cause the processor unit to execute vertex calculation and pixel calculation operations on selected data maintained in a store depending upon an amount of space available in the store.

The LG Products include a sequencer coupled to the processor unit, the sequencer maintaining instructions operative to cause the processor unit to execute vertex calculations and pixel calculation operations on selected data maintained in a store depending upon an amount of space available in the store.


The LG Products include a sequencer coupled to the processor unit. For example, the Mali GPU includes a Vertex Queue and Fragment Queue shared by the shader cores and a Thread Pool, Load/Store Pipe, Caches, and registers within each shader core.




See The Mali GPU: An Abstract Machine, Part 3 - The Midgard Shader Core, https://community.arm.com/groups/arm-mali-graphics/blog/2014/03/12/the-mali-gpu-an-abstract-machinepart-3--the-shader-core.




Case 1:17-cv-00065-SLR Document 1.6, Filed, 93/2.2/11/m Bage 49 of 67 PageID #: 220




Case 1:17-cv-00065-SLR Document 1.6. Filed, 93/2.2/13/m Bage 50 of 67 PageID #: 221



Case 1:17-cv-00065-SLR Decument 1.6, Filed 91/23/17m Page 51 of 67 PageID #: 222



Case 1:17-cv-00065-SLR Document 1.6, Filed 91/22/17m Page 52 of 67 PageID #: 223



Case 1:17-cv-00065-SLR Document 1 %. 5,1/60,9342.2/17m Bage 53 of 67 PageID #: 224

r selected data maintained in a store depending upon an amount or sp	
Mali-T880 GPU Shader Core - Arithme	tic pipeline
Arithmetic ISA on Midgard is SIMD + VLIW	
 Three vector units (128-bit datapath) 	
 4-lane FP32 or 8-lane FP16 for graphics 	VMUL SADD
 I 6-lane int8 for compute 	
Two scalar units (32-bit datapath)	VADD SMUL VLUT
One thread at a time executes in each pipeline stage	25
11 8	~
	T3.x T3.y T3.z Cycle 4
	C T2.x T2.y T2.z Cycle 3
	Σ
	TI.x TI.y TI.z Cycle 2
	T0.x T0.y T0.z Cycle I
Limited amount of out-of-order parallelism	
Arith and Load/Store can progress under a pending Texture	e instruction
See ADM The ADM Meli T880 Mehile CDU p 10 minilable at h	ttp://www.hotahing.org/wn
See ARM, The ARM Mali –T880 Mobile GPU, p.19, available at h	
content/uploads/hc_archives/hc27/HC27.25-Tuesday-Epub/HC27.23	5.50-GPU-Epub/HC2/.25.531-Mali-
T880-Bratt-ARM-2015_08_23.pdf/.	

Case 1:17-cv-00065-SLR Desument 186. 8, 460, 454/28/11m Page 54 of 67 PageID #: 225

"11. A unified shader comprising:"


11. A diffied shader comprising.		
11. A unified shader comprising:	The LG Products include a unified shader.	
	See supra Claim 2.	

Case 1:17-cv-00065-SLR Dosument 186. 5460, 054/28/117 Page 55 of 67 PageID #: 226

" a processor unit flexibly controlled to perform vertex manipulation operations and pixel manipulation operations based on vertex or pixel workload; and "

a processor unit flexibly controlled to perform vertex manipulation operations and pixel manipulation operations based on vertex or pixel workload; and The LG Products include a processor unit flexibly controlled to perform vertex manipulation operations and pixel manipulation operations based on vertex or pixel workload.

The LG Products include a processor unit that flexibly performs vertex manipulation operations and pixel manipulation operations.




Case 1:17-cv-00065-SLR Desument 186. 5,160,454,221 Age 56 of 67 PageID #: 227

" a processor unit flexibly controlled to perform vertex manipulation operations and pixel manipulation operations based on vertex or pixel workload; and "

· · · · · · · ·	1.5.1 About the Mali [®] GPU families	
	There are families of Mali GPUs: the Utgard architecture family, and the Midgard architecture family.	
	 The Midgard architecture family The Midgard architecture family of Mali GPUs have unified shader cores that perform vertex, fragment, and compute processing. The Midgard architecture Mali GPUs support OpenGL ES versions 1.1, 2.0, 3.0, 3.1, 3.2, and Vulkan. They also support compute applications with OpenCL 1.1, 1.2 and Renderscript. The Utgard architecture family The Utgard architecture family of Mali GPUs have a vertex processor and one or more fragment processors. They are used for graphics-only applications with OpenGL ES 1.1 and 2.0. ——— Note ——— AEP and OpenGL ES 3.0 to 3.2 do not work on Utgard GPUs. 	
	See http://malideveloper.arm.com/downloads/OpenGLES3.x/arm_mali_gpu_opengl_es_3- x_developer_guide_en.pdf. The processors unit performs vertex and pixel manipulation operations based on vertex or pixel workload.	


Case 1:17-cv-00065-SLR Dosument 186 8-160 234/28/11m Page 57 of 67 PageID #: 228

a processor unit flexibly controlled to perform vertex manipulation operations and pixel manipulation operations based on vertex or pixel workload; and "




Case 1:17-cv-00065-SLR Dosument 1.6. 5460 434/23/11/2 Page 58 of 67 PageID #: 229

' a processor unit flexibly controlled to perform vertex manipulation operations and pixel manipulation operations based on vertex or pixel workload; and "




Case 1:17-cv-00065-SLR Dosument 186. 5,460,454/28/117 Page 59 of 67 PageID #: 230

" a processor unit flexibly controlled to perform vertex manipulation operations and pixel manipulation operations based on vertex or pixel workload; and "



Case 1:17-cv-00065-SLR Dosument 1.6. 5-160 01/22/11/2 Plage 60 of 67 PageID #: 231

a processor unit flexibly controlled to perform vertex manipulation operations and pixel manipulation operations based on vertex or pixel workload; and "



Case 1:17-cv-00065-SLR Desument No. 5,760,454/22/1.7n Page 61 of 67 PageID #: 232


" a processor unit flexibly controlled to perform vertex manipulation operations and pixel manipulation operations based on vertex or pixel workload; and "

a processor unit nexibily controlled to perform vertex manipulation operations and pixel manipulation operations based on vertex of pixel workload, and			
	Mali-T880 GPU Block Diagram - Job Manager		
	 Fixed function block responsible for interfacing with the driver Reads job descriptors from memory Tracks inter-job dependencies Distributes jobs across shader cores 	To Interconnect	
	 Splits jobs into per-core tasks 	Network	
		Shader Core Core Core Core Core	
	See ARM, The ARM Mali –T880 Mobile GPU, p.9, ava content/uploads/hc_archives/hc27/HC27.25-Tuesday-Ep T880-Bratt-ARM-2015_08_23.pdf/.		

Case 1:17-cv-00065-SLR Dosument 186. 8, 160, 454/28/117 Page 62 of 67 PageID #: 233

various degrees of completion based on switching between instructions in the instruction store.			
an instruction store and wherein the	The LG Products include an instruction store and wherein the processor unit of the unified shader performs		
processor unit of the unified shader	the vertex manipulation operations and pixel manipulation operations at various degrees of completion based		
performs the vertex manipulation	on switching between instructions in the instruction store.		
operations and pixel manipulation			
operations at various degrees of completion	The Mali GPUs include an instruction store. For example, the Mali GPU includes a Vertex Queue, Fragment		
based on switching between instructions in	Queue, Thread Pool, Load/Store Pipe, Caches, and registers.		
the instruction store.			
	Mali GPU Block Model		
	APB Control Bus AXI Data Bus		
	Vertex Fragment L2 Cache		
	Queue Queue		
	Shader Shader Shader Tiler		
	Shader Shader		
	Core Core		
	See The Mali GPU: An Abstract Machine, Part 3 - The Midgard Shader Core,		
	https://community.arm.com/groups/arm-mali-graphics/blog/2014/03/12/the-mali-gpu-an-abstract-machine-		
	part-3the-shader-core.		


Case 1:17-cv-00065-SLR Dosument 1.6. 5:160,434/23/117 Page 63 of 67 PageID #: 234




Case 1:17-cv-00065-SLR Desument 186. 5, 160, 454, 23(117) Page 64 of 67 PageID #: 235

	Mali-T880 Rendering Flow - Pipelining Vertex and Fragment Jobs		
	 Mali GPU functionality is configured using descriptors 		
	 Memory-resident data structures 		
	 Control most aspects of GPU functionality 		
	 Very little is controlled via registers 		
	 Mali GPUs support simultaneous vertex and fragment shading 		
	Vertex and Tiling jobs are sent to the GPU as a single job		
	Rendering is pipelined		
	Vertex shading for RT N+1 running at the same time as fragment shading for RT N		
	CPU F0 CPU F1 CPU F2		
	VS+T F0 VS+T F1 VS+T F2		
	FS F0 FS F1 FS F2		
	Time		
	See ARM, The ARM Mali –T880 Mobile GPU, p.9, available at http://www.hotchips.org/wp- content/uploads/hc_archives/hc27/HC27.25-Tuesday-Epub/HC27.25.50-GPU-Epub/HC27.25.531-Mali- T880-Bratt-ARM-2015_08_23.pdf/.		

Case 1:17-cv-00065-SLR Dosument 1.6. 5. 460 454 23(117 Page 65 of 67 PageID #: 236



Case 1:17-cv-00065-SLR Dosument 1.6. 5460 434/23/11/2 Page 66 of 67 PageID #: 237



Case 1:17-cv-00065-SLR Desuprent 186. 5,460,45423 [137] Age 67 of 67 PageID #: 238

	Mali T990 CPLI Shadan Cana Anithmatia airalina		
	Mali-T880 GPU Shader Core - Arithmetic pipeline		
	 Arithmetic ISA on Midgard is SIMD + VLIW Three vector units (128-bit datapath) 4-lane FP32 or 8-lane FP16 for graphics 16-lane int8 for compute Two scalar units (32-bit datapath) 	VMUL SADD VADD SMUL VLUT	
	 One thread at a time executes in each pipeline stage 		
		T3.x T3.y T3.z Cycle 4	
		Cycle 3	
		TI.x TI.y TI.z Cycle 2	
	 Limited amount of out-of-order parallelism 	T0.x T0.y T0.z Cycle I	
	 Arith and Load/Store can progress under a pending Texture 	instruction	
See ARM, The ARM Mali –T880 Mobile GPU, p.19, available at http://www.hotchips.org/wp- content/uploads/hc_archives/hc27/HC27.25-Tuesday-Epub/HC27.25.50-GPU-Epub/HC27.25.531-Mali- T880-Bratt-ARM-2015_08_23.pdf/.			